Abmod -This paper compares the many fault tolerant threephase ac motor drive topologies that have been proposed to provide output capacity for the inverter fadis of switcb short or open4rcui6, pha-leg shortsircuiis, and single-phase opencircuits. Also included is a review of the respective control methods for fault tolerant inverters including two-phase and unipolar control methods. The output voltage and current space in terms of dq components is Identified for each topology and fault. These quantities are then used to normalize the power capacity of each system during a fault to a standard inverter during normal operation. A Silicon Overrating Cost Factor is adopted as a metric to compare the relative switching device costs of the topologies compared to a standard three-phase inverter.
I. INTRODUCTION HE R E L I A B I L~ of adjustable speed ac motor drives is an
T area of great interest for all members of the drives community and marketplace. This is particularly the case for the military, aerospace and automotive industries that are increasingly adopting variable speed drives in order to improve overall system efficiency and performance. There are certain safety critical applications such as steering, fuel pnmps, and brake-by-wire systems where operation of the drive is of paramount importance and continuous operation of the system must be insured. As a result, parallel redundancy is often employed for these systems, althongh at a high system cost.
The need for these fault tolerant systems has inspired much research in the area. Analysis A great deal of research has been done on intelligent control methods for standard three-phase indnction, permanent magnet, or synchronous reluctance motors to achieve some degree of fault tolerance. These control techniques have been combined with modified versions of the standard inverter bridge configuration (see Fig. 1 ) to create systems that are tolerant to one or more types of faults. [16] . Thesepapersallrightfully claim to provide fault-tolerant capabilities under the conditions specified. It is the goal of this paper to analyze each of the topologies and the control methods presented in these papers in order to wmpare the features, implementation costs, and performance limitations of each of the methods.
New contributions in this paper include a comparison of silicon device ratings for each topology to that of a standard three-phase inverter and identification and normalization of the equivalent three-phase output capacity of each system in terms of the space vector voltage and current limits for each given fault.
II. FAULT TOLERANCE COMPARISON METRICS
The concept of a fault tolerant drive system is that it will continue to operate in a satisfaaory manner after sustaining a fault. The term "satisfactory" implies a minimum level of performance after the fault, and will therefore be heavily influenced by system requirements. While faults contained within the motor are serious events, tpis paper will limit itself to comparing fault tolerant topologies where the faults remain withii the power converter. The faults under consideration (see Fig. 2 In an effort to quantify the cost associated with each of the topologies studied, and proposed, it will be useful to compare the rating requirements and output capacity of the topologies when compared to that of a standard three-phase inveaer topology (Fig. 1) assumed that each switch in the standard inverter has to block the dc bus voltage of 1 per unit @U) and carry a peak phase current of 1 pu. Throughout the paper, the additional device ratings and output voltage and current capacities will be presented in terms of these base quantities.
The switch of choice in a modern drive is the IGBT (ox MOSFET). Many of the topologies being compared add extra devices with thefunctional form of SCRs and TRIACs, which will likely be implemented as a pair of SCRs, connected back-to-back Since these are lower performance, and lower cost switches, this needs to be considered when calculating the SOCF.
assumed that
For this comparison, it will be
The relationships in (3) and (4) will be used to adjust the kVA rating of the extra components as an approximation to the actual cost of the required components, which also includes the additional bus structures, control logic, andor sensors.
For purposes of modeling and control, it is convenient to use the familiar direct and quadrature axis representation of the output capacity of the inverters. The reference frame deffitions used in this paper are shown in Fig. 3 . The transformations between the ubc and dq coordinates are then given as Fig. 4 . In the figure, the switching states of the inverter are also shown with '>"
representing an upper switch turned on while "n" represents a lower switch turned on. Therefore, the state '>nn" has switches S , S , and S , turned on as labeled in Fig. 1 . The standard inverter under unfaulted operation is capable of producing a fundamental peak phase voltage of 0.577 pu with Space Vector PWM without overmodulation. It is further capable of controlling a peak phase current of 1 pu as shown in the figure. The ability of a three-phase induction motor to operate with a single-phase excitation has been studied in many papers for well over 50 years. However, when operating with single-phase excitation, the torque produced is pulsating in name. Furthermore, the motor has no starting capacity in this configuration. As a result of these limitations. it will be assumed that the standard three-phase inverter has no output capacity for a three-phase motor in the presence of a singlephase open-circuit fault or any of the other three inverter faults under consideration. All of the other topologies and control methods presented in this paper are capable of selfstarting and smooth torque production.
m. FAULT TOLERANT DRIVE TOPOLOGIES
TABLE I summarizes the capacities and requirements of the various fault tolerant topologies that have been proposed in the Literame. Also included, for comparison, is the standard three-phase inverter. For this comparison, the capacity of the system under fault is given in terms of the unfaulted system capacity using the adopted Fault Power Rating Factor.
It should be noted that the dq voltage and current l i m i t s which characterize the output capacity of the various topologies are presented in terms of the fundamental frequency components. Several of the control methods use a zero sequence current component to maintain a circular flux trajectory after the fault. This detracts from the available fundamental current component due to the inverter switch current limits and is accounted for. However, the zero sequence voltage required to drive the zero sequence current is neglected. In typical ac machines, the zero sequence circuit consists of a very small impedance. Furthermore, there is no speed voltage term associated with the zero sequence circuit as there is with the fimdamental frequency circuit. As a result, any zero sequence currents can be induced with, at most, a few percent of the total output voltage capacity of the inverter. 
A. Swilch-Redundonf Topology
An early attempt to add fault tolerant capacity to a standard three-phase inverter topology for induction motors was presented in [SI and [9]. This topology will be referred to as the switch-redundant topology and is shown in Fig. 5 . This topology incorporates four TIUACs or back-to-hack connected SCRs and three fast acting fuses. The fuses are connected in series with the load phases. Since this topology is a combinadon of topologies and control methods to accommodate an opened phase [SI, and a shorted switch [9], they will be considered separately.
In the case of an opened phase fault (Fig. Zd) , only TRIAC TR. needs to be present in the topology of Fig. 5 , and the presence of the three series fuses is not required. When the system detects an opened phase fault, TRIAC TR. is fired in order to connect the neutral of the motor.to the midpoint of the dc bus.
In order to maintain a constant flux trajectoly and insure dishubance free operation of the system, the phase currents of the unfaulted phases need to be increased in magnitude by a factor of 6 and phase shifted 30" away from the axis of the faulted phase. The phasor diagram of this for an open circuit fault on phase ( I is shown in Fig. 6 . This increase in phase current is in the form of a non-torque producing zero sequence current and is necessary to achieve a circular flux trajectory. As a result, the available torque producing current is reduced by a factor of 6, assuming a post-fault phase current of one pu. Since the motor neutral is connected to the midpoint of the dc link in the post-fault condition, the system still has the capacity to apply 2 % of the dc link voltage across each of the remaining phases. This implies that, in terms of the original three-phase system, the space vector voltage capacity of the system has decreased from 0.577 pu to 0.5 pu. 
7.
Due to the zero sequence current, the T U C TR. needs to be rated for $ pu current as indicated in TABLE I. Overall, the system has a FPRF of 0.5 and SOCF of 1.29.
In the case of a short-circuit switching device failure in switch S, (Fig. 2a) , the circuit of Fig. 5 operates as follows. It is assumed that some type of hardware based short-circuit protection in the .inverter will automatically open the complementary transistor, S-, .' m order to avoid a shootthrough failure by short cirmtmg the dc bus. Using this signal and additional control logic, the controller turns on TRIAC. ?Re "his causes a short circuit through the lower half of the dc bus, the failed-shorted switch, the TRIAC, and the fast blow fuse. As a result, the fuse will open and clear the shorted switch out of circuit. The TRlAC TRm is subsequently controlled to be continuously on during this post-fault condition.
The equivalent circuit is now topologically identical to the four-svitch three-phase inverter, or B4 topology [17]. In this post-fault operating condition, the invetter is capable of impressing one-half the phase voltage of the standard unfaulted inverter and the full rated current of the inverter as shown in Fig. 8 . ,In terms of motor capacity, this topology will allow for the full rated motor torque production, but the system will enter the field weakening mode at approximately one-half speed compared to when the system has full voltage capacity. Hence, the faulted system is capable of producing up to M of the rated system power. In order to protect against a shorted switch, only the three of an opened switch fault, the invmer could simply command the TRIAC in the faulted phase to close and command the IGBTs in the faulted phase to tum off. It is further possible to combine the topologies proposed in these two papers, [SI, [9] , along with the method highlighted here for the opened switch fault to produce a to topology that is fault tolerant to a single shorted switch, a single opened switch, and an opened phase fault. 'Ibis resultant topology would be as drawn in Fig. 5 and is included in TABLE 1. 
B. Double Switch-Redundant Topology
A fault redundant topology for permanent magnet motors was presented in 1101. This topology will be referred to as the double switch-redundant topology and is shown in Fig. 9 . The topology consistr of a four-leg inverter with additional components for fault tolerance driving a four terminal motor. The additional components needed for fault tolerance include two fuses and two SCRs per phase leg. Also, one pair of capacitors, C,, is needed in order to clear the fuses and isolate a short-circuit path. This circuit is unique in that it'is capable of providing fault tolerance to a phaseleg short-circuit (Fig.   Zb) . In fact, this circuit is capable of providing fault tolerance to any of the four fault conditions beiig considered. After detecting a fault, (phase a for example), the control sends signals to SCR, and SCR, to turn on. For each IGBT in the phase leg, this causes a transient short circuit through the main dc link, the auxiliary capacitor C,, the SCR, and h e . Using the charge transferred to the auxiEary capacitor, the fuse clears and the faulted phase-leg is removed fiom the circuit. The auxiliary capacitors need to be sized large enough that a sufficient amplitude and duration of current to clear the fuse is induced. The two capacitors are necessary so that a dc bus shoot-through short-circuit is not induced through the SCRs and IGBTs in the phase. Essentially, the capacitors create a means for the current in the SCRs to decay so that they can hm off. While the SCRs themselves are not in the circuit conducting current in the post fault control, they have to have a sufficient current rating so they can clear the fuses. As a result, each SCR current rating will be on the order of the rated phase current of the inverter.
The post-fault control strategy in terms of commanded currents of the double switch-redundant inverter is identical to that of the switch-redundant inverter to an opened phase fault. One difference however is the fact that the motor neutral is connected to a fourth inverter leg as opposed to a direct connection to the center point of the dc link. This serves two significant purposes. Firstly, the system is h e of the dc midpoint balancing problems and minimum capacitance sizing issues that were addressed in [SI.
Secondly, the control method of shiftiag the voltage at the neutral point of the machine that has been developed for single phase induction motors [I I] , [12] can he applied to the three-phase system with an opened phase fault. Since the three-phase motor windngs are displaced by 120" as opposed to 90' for the single-phase motor, the benefits are not as dramatic. Nevertheless, the space vector voltage in terms of the equivalent three-phase system can be increased to 0.577 &om 0.5 using this technique. As a result, the double-switch redundant topology has a FPRF of 0.58 and SOCF of 2.24. It is important to note that it is possible for a fault to occur in the neutral leg, which does not carry any current during normal operation but is being modulated by the control. If this occu~s, the SCRs in that leg w i l l isolate the neutral leg of the system and the remaining system will operate as the standard three-phase inverter capable of producing 1 pu output power without any fault tolerant capacity.
This ability to isolate a faulty phase-leg opens the possibility of introducing a spare inverter leg for improved fault tolerance as shown in Fig. 10 .
The configuration [IO]
will be referred to as the phase-redundant topology. This circuit topology incopnates the fault isolating SCRs and fuses in only the three active legs of the inverter. A spare fourth leg of the inverter is connected in place of the faulty phase-leg after the fault isolating devices have removed that leg from the sy%em During normal operation, this spare phase-leg is inactive and not switching. As a result, the three TRIACs shown in the topology act as static transfer switches to connect this output to the faulted phase only wheo needed.
This topology, which was not tested in the paper, has the unique ability to maintain rated output power in the post-fault operating mode which is a substantial improvement over the 0.58 pu output capacity when a two-phase control approach is adopted. The phase-redundant topology has a Silicon Overrating Cost Factor of 2.33 and is fault tolerant to each of the four faults beiig considered. It is also the only topology being considered that does not require additional stator leads to he brought out of the motor. This topology, without any of the fuses or SCRs, was experimentally demonstrated in [I31 for the case of an opened phase and opened switch fault on an induction motor.
It is important to note that the presence of the fuses in these two topologies will have the effect of increasing the dc bus inductance. Since great care is normaUy takeu when physically laying out the bus structure in order to m i n i the parasitic bus inductance, the addition of induotance due to the fuses and fuse holders must be considered during the system design. Also, careful selection of the fuse is required to avoid nuisance faults due to fuse failure while simultaneously guarauteeing the expected post-fault operating capacity.
C. Cascaded Inverter Topology
The concept of parallel redundancy was one of the fmt means for providing fault tolerance in an induction motor drive system [6] . In this paper, a general n-phase motor was proposed for use with each phase being driven by an individual single-phase drive unit. The use of an individual single-phase inverter for each phase of the motor was also employed in [14], while dual three-phase inverters in a modular system were employed in [3] . A novel variation on this idea was proposed in [20], and [21] . While these papers did not deal with the issue of fault redundancy, they addressed performance improvements that can arise from the use of individual phase drive units. As an example, [21] showed that the voltage space of the cascaded inverter is the same as a three-level inverter. The proposed cascaded inverter topology is simply a repartitioning of the phase legs found in a standard single-phase or three-phase inverter, and is shown in Fig. 1 I.
The cascaded inverter allows for the full bus voltage to be applied to each of the motor phases. As a result, it is necessary to adjust the number of hlms in the motor to keep the kVA rating of system constant when compared to the standard topology [18] . When done properly, the cascaded inverter will have the same voltage and current space as the standard inverter as illustrated in Fig. 4 only been increased by 6, and thus, the lower switch utilization ratio and increased SOCF.
The hult tolerance capacities of the cascaded inverter shown in Fig. 11 are somewhat limited The inverter provides fault tolerance for an opened phase fault as indicated in TABLE I. In this case, the two-phase control method previously applied to the switch-redundant topology, double switch-redundant topology and phase-redundant topology would be used. However, protection for a sbort-circuited switch fault cannot he provided by tnrning off the remaining switches in the phase because a current circulating path remains consisting of the winding, the shorted switch, and a diode in the unfaulted inverter. Mutual coupling between the phases induces current to flow in the faulted winding, producing undesirable pulsating torque in the machine. This was considered a major factor in the machine design presented in [4] . For an open-switch fault, a path through the anti-parallel diodes is also present, but it includes the dc link.
Any voltage induced in the faulted phase would have to he larger than the dc link voltage before current would be induced in the winding. As a result, fault tolerant operation for a single switch open-circuit fault will be limited to speeds which place the motors peak line-to-line back-emf less than the dc link voltage.
It is recognized that the use of multiple single-phase or cascaded inverters provides the potential for fault toleran~ due to single switch open and single switch short-circuit faults. However, additional components are needed to isolate the faulted unit or phase from the system, as were employed in 161. A potential isolating device would be a TRlAC inserted in series with each output phase as highlighted in Fig. 11 . With a TRlAC available to isolate the faulted phase f" the system, this configuration of the cascaded converter is capable of being fault tolerant to single switch shortcircuits, single switch op-circuits, and phase-leg opencircuits. In all of these cases, the resultant control method used after the fault is cleared would be the two-phase control method outlined earlier. As a result, this system would have a Fault Power Rating Factor of 0.58. The Silicon Overrating Cost Factor for this system is 1.44 as listed in TABLE I. It should further be noted that this configuration would result in increased inverter losses during normal operation due to the series switch.
D. Four-Leg Inverter Topology
The use of a four-leg inverter as shown in Fig. 12 
TABLE I CHARACTERISTIC RATINGS OF FAULT TOLERANT INVERTER TOPOLOGLES
A different approach to fault tolerance using a four-leg inverter was taken in [16]. "he fault considered in this paper was for an opened switch fault, which could occur as a result of a gate drive unit failure. The method presented could accommodate an opened switch fault on all three phases so long as all of the faults occurred in the upper or lower switches, but not a combination of upper and lower switches. Note that a fault in the neutral leg could not be accommodated. The post-fault control action consisted of commanding a three-phase set of unipolar currents, with two of three phases always conducting a non-zero current. This control method had previously been exploited to produce a three-phase motor drive with only three switches [22]. The unipolar aments control method does not change the available voltage space of the converter, but does negatively impact the current space. Due to the presence of a zero sequence current, the torque producing dq currents are reduced to 0.58 pu as shown in Fig. 13 . It should he noted that the currents have been calculated assuming a pre-and post-fault phase current peak value of 1 pu and this distinction is necessary since the post-fault currents are not sinusoidal in shape. The neutral leg in this fault tolerant control scheme will then cany 1.73 pu current.
N. CONCLUS~ON
This paper reviews the fault tolerant three-phase ac mom drive topologies that have been presented in the Literature. An approach based on the fundamental inverter output space in terms of dq axis limits has been adopted as a basis to identify the potential performance limits of each of the topologies. From these limits, a Fault Power Rating Factor (FPRFJ has been defined which normalizes the faulted system capacity to a standard three-phase inverts during normal nofaulted operation. To compare the relative cost of adding the fault tolerant capacity in each of the topologies, this paper has defined a Silicon Ovenating Cost Factor (SOCF) which relates each circuit's weighted switch capacity to that of a standard three-phase inverter.
